


Fig. 1



-1 : PANEL

Fig. 3





Fig. 4

(a)



(b)





Fig. 5



F i g . 6




Fig. 7




Fig. 8







Fig. 1 is a block diagram of an active-matrix OELD display system. The system includes a MEMORY CONTROLLER (5) and a TIMING CONTROLLER (6A) which receive kx3 IMAGE SIGNALS (5). The TIMING CONTROLLER (6A) outputs an ADDRESS SIGNAL (61) to an ADDRESS BUFFER (61) and a COLUMN DECODER (j OUTPUT) (41). The ADDRESS BUFFER (61) outputs kx3 IMAGESIGNALS (42) to an INPUT CONTROL CIRCUIT (42). The COLUMN DECODER (j OUTPUT) (41) outputs signals to a COLUMN SELECTION SWITCH SECTION (43A). The INPUT CONTROL CIRCUIT (42) outputs signals to a ROW DECODER (31) and a WORD LINE DRIVER (i OUTPUT) (32). The ROW DECODER (31) and WORD LINE DRIVER (i OUTPUT) (32) output signals to a 25A: OEL LUMINESCENT SECTION (D/A CONVERSION) (25A). The 25A: OEL LUMINESCENT SECTION (D/A CONVERSION) (25A) outputs signals to a 21A: STORING CIRCUIT SECTION (21A). The 21A: STORING CIRCUIT SECTION (21A) outputs signals to a 2B: ACTIVE-MATRIX OELD SECTION (ixj PIXELS) (2B). The 2B: ACTIVE-MATRIX OELD SECTION (ixj PIXELS) (2B) outputs signals to a 1B: PANEL (1B). The diagram also shows various power supply lines: VDD, VSS, VOEL, W1, W2, W3.

Fig. 10



1C: PANEL

Fig. 12




Fig. 13




Fig. 14




Fig. 15

